

JC927 U.S. PRO
09/25/00

9-25-00

A

LAW OFFICES
WADDEY & PATTERSON

A PROFESSIONAL CORPORATION
SUITE 302, AMSOUTH CENTER
200 CLINTON AVENUE
P O. BOX 18485
HUNTSVILLE, ALABAMA 35804
256-535-4400
FAX 256-535-4402

PATENTS, TRADEMARKS,
COPYRIGHTS, TRADE SECRETS,
UNFAIR COMPETITION,
COMPUTER LAW, LICENSING
AND RELATED LITIGATION

TENNESSEE OFFICE
SUITE 2020, BANK OF AMERICA PLAZA
414 UNION STREET
NASHVILLE, TENNESSEE 37219
615-242-2400
FAX 615-242-2221

J. PATTERSON*
I.C. WADDEY, JR.*
EDWARD D. LANQUIST, JR.*
LUCIAN WAYNE BEAVERS*
JOHN C. GARVIN, JR.
LAURA K. THOMAS*
EMILY A. SHOUSE*
DAVID B. PIEPER*
LARRY W. BRANTLEY
RICHARD S. MYERS, JR.*

REGISTERED PATENT AGENT
HAROLD W. HILTON

TECHNICAL ADVISOR
MICHAEL J. MCCARTHY, PH.D.

*LICENSED IN A STATE
OTHER THAN ALABAMA

September 25, 2000

Writer's Direct E-mail Address:
mjp@iplawgroup.com

Assistant Commissioner for Patents
Box New Patent Application
Washington, DC 20231

VIA EXPRESS MAIL LABEL
NUMBER EK410959362US
ATTORNEY'S DOCKET NO.: H-0147
Customer No.: 23456

JC554 U.S. PRO
09/25/00
09/25/00


Dear Sir:

Enclosed for filing is the following:

1. Original utility patent application for the invention by Richard L. Goodson, et al, et al of a "Timing Loop and Method Filter For A Digital Communications System" which includes:
 - a. specification (19 pages);
 - b. 3 pages of drawings;
5. Self-addressed return post card.

Very truly yours,

WADDEY & PATTERSON


Mark J. Patterson
Registration Number 30,412

MJP/PJK
enclosures

09/25/00 09/25/00

Commissioner of Patents
and Trademarks
September 25, 2000
Page 2

"EXPRESS MAIL" mailing label number:

EK410959362US

Date of deposit:

September 25, 2000

I hereby certify that this correspondence, including the following:


1. Original utility patent application for the invention by Richard L. Goodson, et al, et al of a "Timing Loop Device and Method Using A Timing Equalizer Filter For A Digital Communications System" which includes:

- a. specification (19 pages);
- b. 3 pages of drawings;
5. Self-addressed return post card.

is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 C.F.R.§1.10 on the date indicated above and is addressed to:

Assistant Commissioner for Patents
Box New Patent Application
Washington, DC 20231

Date: 9/25/00



Mark J. Patterson

003260-44004960

**APPLICATION FOR
UNITED STATES LETTERS PATENT**

Be it known that we, Richard L. Goodson, a citizen of United States,
residing at 811 Jacqueline Drive, Huntsville, Alabama 35802; Steven R.
5 Blackwell, a citizen of United States, residing at 1733 Blake Bottom Road,
Huntsville, Alabama 35806; Ayman Ghobrial, a citizen of Egypt, residing at 204
E. Royal Pines Drive, Huntsville, Alabama 35806; and Cynthia Lin, a citizen of
United States, residing at 119 Caenstone Court, Madison, AL 35758, have
invented a new and useful "Timing Loop and Method for a Digital
10 Communications System."

This application claims benefit of co-pending Provisional U.S. Patent
Application Serial No. 60/156,037 filed September 24, 1999, entitled "Timing
Device and Method Using A Timing Equalizer Filter for a Digital
Communications System" and Provisional U.S. Patent Application Serial No.
15 60/156,039 filed September 24, 1999, entitled "Method and Apparatus for
Duplex Transmission on a Four Wire Communication System."

BACKGROUND OF THE INVENTION

This invention relates generally to data communications systems in
20 which a transmitter sends a stream of user data across a communications loop
to a receiver.

More particularly, this invention pertains to devices and methods for facilitating the process of acquiring and maintaining timing between data transmitters and receivers where an equalizer is used to adapt the receiver to overcome distortion in the user data signal caused by the communications loop.

5 In conventional digital communication systems, a stream of digital user data is sent from a transmitter to a receiver across one or more pairs of wires. In practice, a wire pair, sometimes referred to as a communications loop, can have different electrical characteristics that cause transmission delays, distortion of the transmitted data signal, and narrowing of the
10 channel bandwidth. The data communications process in these systems requires that there be a timing synchronization between the transmitter and receiver. The problem of acquiring and maintaining this timing is a difficult one, particularly in systems where the edge of the received signal band is significantly attenuated or distorted due to the electrical characteristics of
15 the loop.

Conventional digital communications receivers often use timing loop circuits of the type shown in Fig. 1 to recover timing from a received random digital signal. The timing loop shown in Fig. 1 is sometimes referred to as an "early-late" timing loop because it generates a phase error signal which is
20 based on samples from the received signal that are taken slightly earlier and slightly later than the desired sample. The timing loop includes a data

sampler having an input coupled to receive and sample the received digital signal and an output connected to a phase detector. The phase detector provides a phase error output signal corresponding to a difference between the mean squared values of the late samples and the early samples. The timing loop attempts to force the difference between the mean squared early samples and the mean squared late samples to be equal to zero, i.e., a zero phase error. To achieve this, the timing loop of Fig. 1 will generate a filtered error signal to adjust the frequency of a voltage controlled oscillator (VCO) until zero phase error is reached.

The rationale for using such an "early-late" timing loop is shown in the "eye" diagram of Fig. 2. Preferably, the timing loop will operate such that the "on-time" sample occurs at the widest opening of the eye diagram. In the example shown in Fig. 2, however, the on-time sample is too far to the left. It can be seen in this example that, on the average, the square of the early sample will be smaller than the square of the late sample. This will result in a negative phase error, which will reduce the VCO frequency and move the on-time sample to the right of the diagram.

A particular difficulty arises when the eye diagram like the one shown in Fig. 2 becomes distorted because of inter-symbol interference produced by the communications loop through which the signal must travel. When this

occurs, there may not be a clear “eye” opening, and it becomes very difficult to distinguish between the early sample and the late sample.

Conventional communications receivers use linear equalizers to undo the effects of signal distortion caused by the communications loop. The linear equalizer must “train” initially to time synchronize with the incoming data stream. The training process results in setting the value of coefficients in the equalizer. In conventional receivers, both the equalizer and the timing loop can affect the transmitter/receiver timing relationship. During operation of the receiver, the timing loop is attempting to keep the data sampling time in the same relative position. The transmitter is sending data samples at a rate determined by its internal time base. The timing loop tries to adjust its time base so that it exactly matches the time base used in the transmitter. When the transmitter and receiver first start up, they are not time locked to each other. As the training process proceeds, eventually the transmitter and receiver become time locked where they are sampling at the same frequency.

As noted above, a conventional timing loop is trying to drive the receiver timing to a position where the timing error is zero. If the equalizer adjusts timing by, for example, one quarter of a sample then the timing loop will attempt to adjust to that change. If, as is done in conventional receivers, the timing error is taken at the output of the equalizer, an operational conflict is created between the timing loop and the equalizer. In some cases,

such as when a communications system is operating continuously over an extended period of time, the equalizer will drift out of its operational range and cause a disruption in communications between the transmitter and receiver. In an attempt to overcome this problem, some in the prior art have
 5 taken the timing signal before the equalizer, using an unfiltered signal. This approach has not been effective in that there can be excessive noise in the timing loop due to distortion, resulting in performance loss.

What is needed, then, is a data communications receiver that includes an improved timing loop that acquires and maintains timing between data
 10 transmitters and receivers where an equalizer is used to adapt the receiver to overcome distortion in the user data signal caused by the communications loop.

SUMMARY OF THE INVENTION

The present invention is a timing loop and method used in a data
 15 communications receiver for acquiring and maintaining timing from a received data signal even when there is significant distortion in the signal due to the communications loop, such as attenuation at the signal band edge. The fundamental solution to the problem is to functionally position a timing equalizer filter in front of the timing loop, which separates the timing loop
 20 from operation of the linear equalizer and reduces the effect of the band-edge attenuation. By equalizing the received signal, the timing "eye" will open

again, with less distortion, producing an "eye" diagram having the optimal characteristics shown in Fig. 2.

In one embodiment of the invention, coefficients from the linear equalizer, after the linear equalizer has been trained, are copied into the timing equalizer filter to set the filter coefficients. In another embodiment, the timing equalizer is provided with a fixed set of compromise filter coefficients.

BRIEF DESCRIPTION OF THE DRAWINGS

10 Fig. 1 is a block diagram of a prior art "early-late" timing control loop used in a digital communications receiver.

Fig. 2 is an "eye" diagram showing the preferred timing relationships between the early, on-time, and late received signal samples in an "early-late" timing loop used in a digital communications receiver.

15 Fig. 3 is a block diagram of one embodiment of the timing loop of the present invention.

Fig. 4 is a detailed block diagram of an embodiment of the timing loop of the present invention.

Fig. 5 is a block diagram of one embodiment of a digital communications transceiver that can be used in combination with the device and method of the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

One embodiment of the improved timing loop and method of the present invention is shown in Fig. 3. The timing loop 10 includes a data sampler 11 having an input coupled to receive and sample a received data
5 signal that has been sent by a transmitter (not shown) across a communications loop (not shown). The sampled signal from the sampler 11 is equalized in a timing equalizer filter 12 to remove distortion from the received signal. The equalized signal at the output of the timing equalizer filter 12 is processed by a conventional "early-late" phase detector 13 to
10 determine the phase error in the signal and generate a phase error signal. The phase error signal is filtered in a loop filter 14 to provide a control voltage for a voltage controlled oscillator (VCO) 15. The output of the VCO 15 provides a timing signal. This timing signal is used by a remote data communications receiver, such as that shown in the upper portion of Fig. 5, to
15 maintain a time lock with a transmitter located at a central location. (Although a central office transmitter is not shown, an embodiment of such a transmitter can correspond to the lower portion of the transceiver diagram of Fig. 5.)

The timing equalizer filter 12 can be implemented in hardware,
20 software, or in any other manner known to those of ordinary skill in the art. In accordance with one aspect of the invention, the impulse response of the

timing equalizer filter 12 can be derived from either of two sources: (1) the impulse response could be a compromise filter which would equalize a typical communications loop over which the transmitter and receiver will run, where the communications loop has predictable signal distortion characteristics; or
5 (2) the impulse response could be taken from a linear equalizer (20 on Fig. 5) which would equalize the specific communications loop over which the system is currently running. In any event, the filter coefficients of the timing equalizer filter 12 should be chosen to equalize the received signals, so that signal output at the band edges is improved.

10 In Fig. 4 a more detailed illustration of the timing loop 10 of Fig. 3 is shown. A conventional interpolator 17 and decimator 18 are positioned between the sampler 11 and timing equalization filter 12. The interpolator 17 changes the time base from the local 18 kHz timing to the central office timing. The decimator 18 reduces the sample rate to three times the symbol
15 rate. Assuming that the timing loop 10 is associated with a receiver located at the remote end of a communications loop, the loop filter 14 and VCO 15 drive a hardware timing generator 16 to produce a timing signal which is phase and frequency locked to the transmitter at the central office end. This signal is then used to produce the bit and symbol clocks, and to determine the
20 correct interpolator setting.

Fig. 5 shows the use of a timing loop according to the present invention in a data transceiver, wherein the upper portion of the diagram shows the transmitter and the lower portion shows the receiver. The transceiver of Fig. 5 can be located at either the remote end or the central office end of the communications loop. In the central office end, the timing is locked to the 8 kHz reference clock. In the remote end, the timing is locked to the received signal, hence indirectly locked to the central office 8 kHz reference clock.

The data input to the transmitter begins with a scrambler, followed by a serial to parallel converter which converts from a serial bit stream into the number of parallel bits required by the trellis encoder. The trellis encoder receives K parallel bits every symbol time and outputs a complex discrete value or voltage. The trellis encoder output passes through a Tomlinson precoder, also producing a complex discrete value (voltage). The Tomlinson precoder is a non-linear filter that simultaneously pre-equalizes the channel and whitens the output. The Tomlinson precoder output passes through a QAM modulator, providing a real discrete value. In addition, the Tomlinson precoder output passes through the echo canceller to produce the real echo replica. An interpolator receives the output of the modulator and changes the time base from the central office timing to the local 18 kHz timing. The output from the interpolator is then sent through a digital-to-analog converter to the analog hybrid.

The receiver input begins with an A/D converter that produces a real, discrete value, followed by an interpolator to change the time base from the local 18 kHz timing to the central office timing. The interpolator output is supplied to a decimator, which reduces the sample rate to three times the symbol rate, and then the real discrete echo replica is subtracted. After subtracting the echo replica, the signal passes through a QAM demodulator, producing a complex discrete value, followed by a linear equalizer and a modulo device. The resulting complex discrete value is decimated by 3 (reducing the sample rate to the symbol rate) and passed into the trellis decoder. The output of the trellis decoder is K parallel bits that are converted to a serial stream and passed out of the receiver through the descrambler.

The timing loop (13, 14, 15) and the echo canceller are functionally positioned between the transmitter and the receiver. The echo canceller models the echo channel between the output of the Tomlinson precoder and the input to the echo replica subtractor. As described above, the timing loop drives the hardware timing generator 16 to produce a signal which is phase and frequency locked to the central office end, which in turn is used to produce the bit and symbol clocks, and to determine the correct interpolator setting.

The transceiver of Fig. 5 can be operated in a training mode to allow the linear equalizer 20 to correct any signal distortion arising from the

communications loop. The linear equalizer coefficients can then be copied to the timing equalizer filter, again as described above.

The timing loop and method of this invention can be used in a dual transceiver intended for use in a dual- duplex, four wire data communications system in which the transceivers operate over two wire pairs (loops), including loops where load coils may be present. However, the application of the timing loop method of this invention is not limited to such systems and devices.

In one implementation of the invention, a digital communications system was configured to run over a 60 kft, 22 AWG loaded communications loop. Using a conventional early-late timing loop without a timing equalizer filter, acquisition of timing from the received signal was difficult and relatively slow. However, by functionally positioning a timing equalizer filter within the timing loop as shown in Fig. 3, the timing acquisition was dramatically improved, greatly reducing the acquisition time. In a preferred embodiment, a compromise timing equalizer filter was designed with filter coefficients corresponding to the equalizer coefficients for a moderate length loop, in the range of 15-30 kft of 24 AWG copper wire. Timing acquisition with shorter loops would be possible without changing this compromise timing equalizer filter.

In another variation of the timing loop of this invention, equalizer coefficients that have been trained for the actual loop under test can be used as the timing equalizer filter coefficients. In this embodiment, the timing loop must first be trained, using a compromise timing equalizer filter, and
5 then the linear equalizer is trained. After training for a certain period of time, the linear equalizer coefficients are copied to the timing equalizer filter.

Thus, although there have been described particular embodiments of the present invention of a new and useful Timing Loop and Method for a Digital Communications System, it is not intended that such references be construed
10 as limitations upon the scope of this invention except as set forth in the following claims.

CLAIMS

What is claimed is:

1. In a data communications receiver functionally connected to a communications loop to receive a data signal transmitted across the loop by a transmitter, the receiver having a linear equalizer operable to compensate for distortion in the data signal caused by the communications loop and a timing loop for maintaining signal timing between the transmitter and receiver, an improvement comprising a timing equalizer filter functionally positioned within the timing loop and ahead of the linear equalizer whereby the signal timing controlled by the timing loop can be maintained independently of timing adjustments made in the linear equalizer.
2. The improved data communications receiver of claim 1 wherein the timing equalizer filter includes filter coefficients corresponding to equalizer coefficients generated in the linear equalizer as a result of training of the linear equalizer.
3. The improved data communications receiver of claim 1 wherein the timing equalizer filter includes pre-determined filter coefficients based on use with a communications loop of moderate length.
4. The improved data communications receiver of claim 1 wherein the timing loop comprises an early-late timing loop having a phase detector with a signal input functionally linked to an output of the timing equalizer filter, a

loop filter functionally coupled to an error signal output of the phase detector, and a voltage controlled oscillator functionally positioned between the loop filter and the timing equalizer filter.

5 5. An improved method of acquiring and maintaining signal timing between a data communications transmitter and receiver connected at respective central and remote ends of a communications loop, where the receiver includes a timing loop and a linear equalizer operable to compensate for distortion of a received data signal caused by the communications loop, the improvement comprising the steps of:

10 a. setting filter coefficients in a timing equalizer filter that is functionally positioned in the timing loop; and

b. passing the received data signal through the timing equalizer filter prior to inputting the received data signal to a phase detector portion of the timing loop.

15 6. The method of claim 5 wherein the step of setting the filter coefficients in the timing equalizer filter is performed by copying equalizer coefficients from the linear equalizer to the timing equalizer filter.

7. The method of claim 5 wherein the step of setting the filter coefficients in the timing equalizer filter is performed by entering filter coefficients into the
20 timing equalizer filter that are based on predetermined compromise equalizer

coefficients corresponding to a communications loop having predicted signal distortion characteristics.

8. A method of time locking a receiver to a transmitter in a communications system that sends random digital data signals across a communications loop,
5 where the receiver includes a linear equalizer having adjustable equalizer coefficients and an early-late timing loop adapted to acquire and maintain the time locking, the method comprising functionally positioning a timing equalizer filter in the timing loop and setting filter coefficients in the timing equalizer filter such that operation of the timing loop can proceed independent of
10 subsequent adjustment of the linear equalizer.

9. The method of claim 8 wherein the filter coefficients are set in the timing equalizer filter by training the linear equalizer and then copying equalizer coefficients from the linear equalizer to the timing equalizer filter.

10. An improved method for acquiring timing in a data communications
15 receiver having a received signal, the method comprising the steps of:

- a. sampling the received signal to provide a sampled signal;
- b. equalizing the sampled signal with a timing equalizer filter to
provide an equalized signal;
- c. phase detecting the equalized signal to provide a phase error
20 signal;

d. filtering the phase error signal with a loop filter thereby providing a control voltage; and

e. adjusting a voltage controlled oscillator in response to the control voltage whereby the output of the voltage controlled oscillator
5 provides timing for the data communications receiver.

11. An apparatus for acquiring timing in a data communications receiver having a received signal, the apparatus comprising:

a. a timing equalizer filter functionally coupled to the received signal to provide an equalized signal;

10 b. a phase detector functionally coupled to the timing equalizer filter and operable to detect a phase difference in the equalized signal and to provide a responsive phase error signal; and

c. a loop filter and a voltage-controlled oscillator functionally arranged to generate a timing signal in response to the phase error signal.

15 12. A data communications receiver for receiving a stream of user data transmitted from a transmitter across a communications loop comprising:

a. a demodulator adapted to receive and process the user data;

b. a linear equalizer operably coupled to receive and equalize the output from the demodulator;

c. a timing loop operable to generate a timing signal to time lock the receiver to the transmitter using timing information derived from the stream of user data; and

d. a timing equalizer filter functionally positioned to receive and
5 process data from the demodulator to provide an equalized signal to the timing loop.

ABSTRACT OF THE DISCLOSURE

A timing loop is used in a data communications receiver to time lock the receiver to a transmitter sending data across a communications loop, where the receiver includes a linear equalizer for correcting signal distortion associated with the communications loop. The timing loop includes a timing equalizer filter functionally positioned to provide an equalized signal to the phase detector portion of the timing loop. After the linear equalizer trains, the equalizer coefficients are copied to the timing equalizer.




Figure 1
(Prior Art)




Figure 2

~10




Fig 3

